


Current status of LAMPS DAQ system

HyoSang Lee


2019.04.04

Conceptual design of LAMPS DAQ system




LAMPS Trigger Electronics (LTE)

- Input : 10ch NIM/TTL + 10ch TCB (from FADC system) + Busy
- Output : trigger ready + gate
- 125Mbps LVDS serial communication
- Programmable trigger logic
 - Maximum 7 trigger logic
 - Multiplicity logic
- Event (time) synchronized between two LTEs
- Time synchronized with TCB of FADC DAQ
- Save all trigger information
 - ch : scaler : trigger # : trigger time : trigger pattern : gate flag



LTE control & monitoring program : c++ & perl/tk



LAMPS Trigger Electronics (LTE) Wed Mar 20 00:42:31 2019

Run # : 33
Start Time : Wed Mar 20 00:42:31 2019
Stop Time : Wed Mar 20 00:42:31 2019
of Trigger : 1024

Trigger Logic

Trigger 1 : All OR2	33
Trigger 2 : 1*2	100
Trigger 3 : 3*4	200
Trigger 4 : 5*6	150
Trigger 5 : 7*8	333
Trigger 6 : 9*10	222
Trigger 7 : 1*2*3	100

Signal

ch 1 ch 2 ch 3 ch 4 ch 5 ch 6 ch 7 ch 8 ch 9 ch 10

TCB 11 TCB 12 TCB 13 TCB 14 TCB 15 TCB 16 TCB 17 TCB 18 TCB 19 TCB 20

Pulse

ch 1
ch 2
ch 3
ch 4
ch 5
ch 6
ch 7
ch 8
ch 9
ch 10

Memo

LTE test

Setup for LTE Save Exit

Run # : 33

Coincidence Width : 24-65528ns

Ch1 : 33	TCB11 : 50
Ch2 : 50	TCB12 : 50
Ch3 : 200	TCB13 : 50
Ch4 : 100	TCB14 : 50
Ch5 : 60	TCB15 : 50
Ch6 : 50	TCB16 : 50
Ch7 : 50	TCB17 : 50
Ch8 : 50	TCB18 : 50
Ch9 : 50	TCB19 : 50
Ch10 : 50	TCB20 : 100



Gate Width : 24-65528ns

Ch1 : 200	Ch6 : 200
Ch2 : 300	Ch7 : 200
Ch3 : 200	Ch8 : 200
Ch4 : 200	Ch9 : 200
Ch5 : 200	Ch10 : 100

Trigger Logic Selection

- Trigger 1 : All OR2
- Trigger 2 : 1*2
- Trigger 3 : 3*4
- Trigger 4 : 5*6
- Trigger 5 : 7*8
- Trigger 6 : 9*10
- Trigger 7 : 1*2*3

GET system for TPC



All systems are ready.
ZAP board : 120ea
AsAd board : 120ea
CoBo : 30ea
Mutant : 3ea
micro-TCA : 3ea



ZAP board

- ✓ To protect AGET chip in AsAd board
- ✓ BAV99 chip
- ✓ Made in RISP

A(Asic)GET chip

AsAd : AGET Support for Analog to Digital

- ✓ 4 AGET (256 ch) in 1 AsAd
- ✓ 12 bit ADC

Fig. 2: Block diagram of the AGET chip.

COBO : Concentration BOard

- ✓ Digital data from ASAD
- ✓ Zero suppression
- ✓ Network transfer to PC
- ✓ 4 ASAD controlled by 1 COBO


Mutant : MUtiplicity, Trigger ANd Time

- ✓ 3 trigger level
- ✓ L0 : external trigger
- ✓ L1 : multiplicity trigger
- ✓ L2 : hit pattern trigger


Narval DAQ

GET system test & test with GET system


Specification of GET system



GEM test with GET system






- GEM test with r-CoBo & M-CoBo system
- Self trigger : multiplicity mode
- Large GEM test - 3CoBo + 10AsAd - online monitoring




Prototype TPC beam test with GET system



- Prototype TPC test with positron beam
- External trigger mode
- Test readout mode : full readout, zero suppression, partial readout



Control & monitoring system




LV system for AsAd

- WIENER MPOD EC LV
- 10slots, 3kW
- MPV8008I
- 8V/10A, 8ch, 50W/ch
- MUSE control (network)
- Control program : c++ & perl/tk
- Ready for 120ch

Temperature monitoring system for AsAd and TPC

- Temperature sensor : DS1820
- Raspberry pi
- LAMPS TPC will use for front-end electronics and TPC chamber.

HV system

- PNC60000-3 : 60000VDC, 3mA
- PNC3500-20 : 3500VDC, 20mA
- RS232 interface
- 12bit for voltage and current monitoring
- Control program : c++ & perl/사
- Used for FC and GEM of prototype TPC for GEM test
- LAMPS TPC will use HV system for FC & cathode

Summary & Plan

- **GET system is ready**
120ZAP, 120AsAd, 120cable, 30CoBo, 3Mutant
- **Readout PAD will be ready until 2019.08**
- **LAMPS DAQ system : ~2019**
purchase : ~ 2019.08
installation (part) : ~ 2019.10

